



10008009-1

2112
41

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re Application of:)
)
Venkitakrishnan et al.)
)
Serial No.: 09/916,598)
)
Filing Date: July 26, 2001)
)
For: A CACHE COHERENT)
SPLIT TRANSACTION MEMORY)
BUS ARCHITECTURE AND)
PROTOCOL FOR A MULTI)
PROCESSOR CHIP DEVICE)

Examiner: Knoll, C. H.

Art Unit: 2112

RECEIVED

MAY 14 2004

Technology Center 2100

RESPONSE TO OFFICE ACTION

Hon. Commissioner for Patents
Alexandria, VA 22313-1450

Dear Sir:

In response to the Office Action mailed January 7, 2003, Applicants respectfully request reconsideration of the above referenced patent application. Please consider the following remarks for allowance of the above identified patent application.

10008009-1
Examiner: Knoll, C. H.

Serial No.: 09/916,598
Group Art Unit: 2112